A software pipeline is proposed for recovering and validating DRAM address mapping functions on embedded LPDDR5 systems. It sweeps latency thresholds to find same-bank address pairs, solves for bank masks using GF(2) RREF, and checks them with group and single-function verification to support Rowhammer analysis on ARM-based devices.

— via arXiv Computer Architecture, Hewen Zhang, Ian G. Harris